Silicon Labs /Series0 /EZR32LG /EZR32LG230F256R68 /CMU /LFCLKSEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LFCLKSEL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)LFA0 (DISABLED)LFB0 (LFAE)LFAE 0 (LFBE)LFBE

LFB=DISABLED, LFA=DISABLED

Description

Low Frequency Clock Select Register

Fields

LFA

Clock Select for LFA

0 (DISABLED): LFACLK is disabled

1 (LFRCO): LFRCO selected as LFACLK

2 (LFXO): LFXO selected as LFACLK

3 (HFCORECLKLEDIV2): HFCORECLKLE divided by two or four is selected as LFACLK. The division factor is determined by CMU_CTRL_HFLE and CMU_HFCORECLKDIV_HFCORECLKLEDIV.

LFB

Clock Select for LFB

0 (DISABLED): LFBCLK is disabled

1 (LFRCO): LFRCO selected as LFBCLK

2 (LFXO): LFXO selected as LFBCLK

3 (HFCORECLKLEDIV2): HFCORECLKLE divided by two or four is selected as LFACLK. The division factor is determined by CMU_CTRL_HFLE and CMU_HFCORECLKDIV_HFCORECLKLEDIV.

LFAE

Clock Select for LFA Extended

LFBE

Clock Select for LFB Extended

Links

() ()